



Κατ' όικον Εργασία 3

1. Draw the multi-level NAND logic diagram for each of the following expressions:
 - a. $W(X+Y+Z) + XYZ$
 - b. $(A'B+CD')E + BD'(A+B)$
2. Convert the following logic diagram to:
 - a. An all-NAND diagram
 - b. An all-NOR diagram



3. Draw the necessary XOR/XNOR circuits for a 3-bit parity generator and 4-bit parity checker, using even parity bit.
4. Let t_{pd} be defined as the average of t_{PHL} and t_{PLH} . Calculate the delay between each input and output in the logic circuit below, by:
 - a. Calculating t_{PHL} and t_{PLH} for each path, assuming $t_{PHL}=1\text{ns}$ and $t_{PLH}=2\text{ns}$ for each gate and averaging the path delay to find t_{pd} .
 - b. Using $t_{pd}=1.5\text{ns}$ for every gate.
 - c. Compare your answers in **(a)** and **(b)** and discuss any differences.




5.
 - a. Connect the outputs of three tri-state buffers together, and add additional logic to implement the function $F = A'BC + ABD + AB'D'$. Assume that signals C, D, and D' are data inputs to the buffers and signals A and B pass through logic that generates the enable inputs.
 - b. Is your design in part **(a)** free of tri-state output conflicts? If not, change the design to be free of such conflicts.





6. The CMOS logic gate below shows only the nMOS (pull-down) network.

- Determine the function $g(x,y,z)$ and construct its truth table
- Complete the CMOS logic diagram by designing the pMOS (pull-up) network.



7. The CMOS logic gates below show only the pMOS (pull-up) network.

- Determine the function at each gate
- Complete the CMOS logic diagrams by designing the nMOS (pull-down) networks.



8. Draw the CMOS logic diagram, with a minimum number of transistors, for function $g=((x+y)z+w)'$:

- Using only CMOS basic gates
- Using a single CMOS complex gate