IEEE Computer Society Annual Symposium on VLSI,
July 3-5, 2017, Bochum, Germany

Home
Travel/Accommodation
Keynotes / Panel
Social Events / Bochum
Calls
Committees
Important Dates
Paper Submission
Ph.D. Forum
Program Schedule
Registration
Sister Conferences
Past Conferences

Sponsored By:

Technical Co-Sponsors:

 

The ISVLSI Organizers are excited to announce that Mr. Jens Werner, Vice President Cadence, Field Engineering EMEA, will give a Keynote at ISVLSI 2017! Stay tuned for more details regarding title/abstract!

Additionally, ISVLSI'17 will feature a keynote, given by Prof. Pierre-Emmanuel Gaillardon, from the University of Utah.

Moreover, ISVLSI '17 is happy to announce a talk by Prof. Georges Gielen (from University of Leuven) titled "Electronic circuit design for the smart world era".

Please scroll down for the details.
 


 

What About Increasing the Functionality of Devices
Rather Than Scaling Them?
 

Pierre-Emmanuel Gaillardon, PhD

pierre-emmanuel.gaillardon@utah.edu
https://sites.google.com/site/pegaillardon/

University of Utah
 

Exploiting unconventional physical properties, several nanodevices showed an alternative to Moore’s Law by the increase of their functionality rather than the pure scaling. Innovative device behaviors transduce to new circuit/architecture opportunities. Here, we will introduce Three-Independent-Gate Field Effect Transistors (TIGFETs), a novel class of computation devices, that can, depending on the bias applied to its gate, achieve different modes of operations usually not achievable in a single device. The demonstrated modes of operations are (i) the dynamic reconfiguration of the device polarity; (ii) the dynamic control of the threshold voltage; and (iii) the dynamic control of the subthreshold slope beyond the thermal limit (with a measured steep slope of 6mV/dec over 5 decades of current). I will show both a silicon-based process route and a 2D approach based on WSe2 crystals. Such properties are highly desirable for logic computation. For instance, controllable-polarity devices are logical bi-conditional on both gate values and enable a compact realization of XOR-based logic functions, which are not implementable in CMOS in a compact form. Hyper regular architectures and new EDA tools are then needed to leverage the intrinsic properties of controllable-polarity devices from an application perspective. In this talk, I will cover the different aspects of the design with TIG devices ranging from device fabrication to logic synthesis tools, emphasizing on the importance for interdisciplinary teams in the field of emerging technologies.


Pierre-Emmanuel Gaillardon is an assistant professor in the Electrical and Computer Engineering (ECE) department at The University of Utah, Salt Lake City, UT and he leads the Laboratory for NanoIntegrated Systems (LNIS). He holds an Electrical Engineer degree from CPE-Lyon, France (2008), a M.Sc. degree in Electrical Engineering from INSA Lyon, France (2008) and a Ph.D. degree in Electrical Engineering from CEA-LETI, Grenoble, France and the University of Lyon, France (2011). Prior to joining the University of Utah, he was a research associate at the Swiss Federal Institute of Technology (EPFL), Lausanne, Switzerland within the Laboratory of Integrated Systems (Prof. De Micheli) and a visiting research  associate at Stanford University, Palo Alto, CA, USA. Previously, he was research assistant at CEA-LETI, Grenoble, France. Prof. Gaillardon is recipient of the C-Innov 2011 best thesis award and the Nanoarch 2012 best paper award. He is an Associate Editor of the IEEE Transactions on Nanotechnology. He has been serving as TPC member for many conferences, including DATE'15-16, DAC'16, Nanoarch'12-16, and is reviewer for several journals and funding agencies. He will serve as Topic co-chair “Emerging Technologies for Future Memories” for DATE'17. The research activities and interests of Prof. Gaillardon are currently focused on the development of reconfigurable logic architectures and digital circuits exploiting emerging device technologies and novel EDA techniques.


Electronic circuit design for the smart world era

Prof. Georges Gielen

University of Leuven

The relentless progress of nanoelectronics and semiconductor technology fuel the technological revolution towards a smart world that immersively impacts our daily life, work and play. Proactive healtcare monitoring, wellbeing comforting, cloud-based services, autonomous driving, industry 4.0, etc. are but a few examples. After introducing the broader context, this keynote will focus on core challenges and possible solution paths to the design of electronic circuits for these emerging applications. Design techniques and circuit solutions will be presented towards high energy efficiency, low cost and high robustness. This will be illustrated with some practical IC design examples for sensor-based applications.


 

 

This site is maintained by:
ISVLSI 2017 Web Chair

Theo Theocharides (ttheocharides@ucy.ac.cy), University of Cyprus.